

Name of the Faculty: Mr. Hitesh Taluja
Discipline: Computer Science & Engineering
Semester:3rd Sem
Subject: Digital Electronics(CSE-207N)
Work Load (Lecture/Practical) per week (in hours): Lectures- 3 , Practicals- 3 Hours

Week	Theory		Practical	
	Lecture day	Topic (including assignment/test)	Practical day	Topic
1 st	1 st	Minimization Techniques: Boolean postulates and laws	1 st	Familiarization with Digital Trainer Kit and associated equipment.
	2 nd	De-Morgan's Theorem, Principle of Duality		
	3 rd	Boolean expression - Minimization of Boolean expressions		
2 nd	4 th	Minterm, Maxterm, Sum of Products (SOP)	2 nd	Study of TTL gates AND, OR, NOT, NAND, NOR, EX OR, EX-NOR.
	5 th	Product of Sums (POS)		
	6 th	Karnaugh map Minimization - Don't care conditions		
3 rd	7 th	Quine - McCluskey method of minimization	3 rd	Study of TTL gates AND, OR, NOT, NAND, NOR, EX OR, EX-NOR.
	8 th	Logic Gates: AND, OR		
	9 th	NOT, NAND, NOR		
4 th	10 th	Exclusive-OR and Exclusive-NOR	4 th	Design and realize a given function using K-Maps and verify its performance
	11 th	Implementations of Logic Functions using gates		
	12 th	NAND-NOR implementations		
5 th	13 th	Multi level gate implementations- Multi output gate implementations	5 th	To verify the operation of Multiplexer and De-multiplexer
	14 th	TTL and CMOS Logic and their characteristics, Tristate gates.		
	15 th	Revision		
6 th	16 th	Class Test	6 th	To verify the operation of Comparator.
	17 th	Design procedure - Half adder, Full Adder		
	18 th	Parallel binary adder, parallel binary Subtractor		
7 th	19 th	Fast Adder, Carry Look Ahead adder, Serial Adder/Subtractor	7 th	To verify the truth table of S-R, J-K, T, D Flip-flops
	20 th	BCD adder, Binary Multiplier, Binary Divider		
	21 st	Multiplexer/ De-multiplexer, decoder, encoder		
8 th	22 nd	parity checker, parity generators, code converters, Magnitude Comparator	8 th	To verify the truth table of S-R, J-K, T, D Flip-flops
	23 rd	Revision		
	24 th	Class Test		
	25 th	Latches, Flip-flops - SR, JK, D, T		To verify the operation of Bi-directional shift register

9 th	26 th	Master-Slave - Characteristic table and equation, Application table	9 th	
	27 th	Edge triggering, Level Triggering, Realization of one flip-flop using other flip-flops		
10 th	28 th	serial adder/subtractor, Asynchronous Ripple or serial counter,	10 th	To design and verify the operation of 3-bit asynchronous counter
	29 th	Synchronous counters, Synchronous Up/Down counters, Programmable counters		
	30 th	Design of Synchronous counters: state diagram, State table, State minimization		
11 th	31 st	State assignment, Excitation table and maps-Circuit implementation	11 th	To design and verify the operation of asynchronous Up/down counter using J-K FFs
	32 nd	Modulo-n counter, 555 Timer, Registers		
	33 rd	shift registers, Universal shift registers, Shift register counters		
12 th	34 th	Ring counter, Shift counters, Sequence generators.	12 th	To design and verify the operation of asynchronous Decade counter
	35 th	Classification of memories - ROM: ROM organization, PROM, EPROM, EEPROM, EAPROM		
	36 th	Revision		
13 th	37 th	Class Test	13 th	Study of TTL logic family characteristics
	38 th	RAM: - RAM organization - Write operation, Read operation		
	39 th	Memory cycle, Timing wave forms, Memory decoding, memory expansion		
14 th	40 th	Static RAM Cell, Bipolar RAM cell, MOSFET RAM cell structure	14 th	Study of Encoder and Decoder
	41 st	Dynamic RAM cell structure, Programmable Logic Devices - Programmable Logic Array (PLA)		
	42 nd	Programmable Array Logic (PAL), Implementation of PLA		
15 th	43 rd	PAL using ROM. Introduction to Field Programmable Gate Arrays (FPGA)	15 th	Study of BCD to 7 segment Decoder
	44 th	Revision		
	45 th	Class Test		