

Lesson Plan

Name of the Faculty: Ms. Reena Antil

Discipline: Aeronautical Engineering

Semester: 5th

Subject: Microprocessor and Interfacing

Work Load (Lecture/Practical) per week (in hours): Lectures- , Practicals- 0

Week	Theory		Practical	
	Lecture day	Topic (including assignment/test)	Practical day	Topic
1 st	1 st	Evolution of microprocessors,	1 st	
	2 nd	technological trends in microprocessor development.		
	3 rd	The Intel family tree.		
	4 th	CISC Versus RISC.		
2 nd	5 th	Applications of Microprocessors.	2 nd	
	6 th	8086 CPU ARCHITECTURE :		
	7 th	8086 Block diagram;		
	8 th	description of data registers, address registers; pointer and index registers,		
3 rd	9 th	description of data registers, address registers; pointer and index registers,	3 rd	
	10 th	PSW, Queue, BIU and EU.		
	11 th	8086 Pin diagram descriptions. Generating 8086 CLK and reset signals using 8284.		
	12 th	WAIT state generation.		
4 th	13 th	Microprocessor BUS types and buffering techniques,	4 th	
	14 th	8086 minimum mode and maximum mode CPU module.		
	15 th	8086 minimum mode and maximum mode CPU module.		
	16 th	Revision and Assignments		
5 th	17 th	Test	5 th	
	18 th	8086 INSTRUCTION SET : Instruction formats,		
	19 th	addressing modes,		
	20 th	Data transfer instructions,		
6 th	21 st	string instructions,	6 th	
	22 nd	logical instructions,		
	23 rd	arithmetic instructions,		
	24 th	transfer of control instructions;		
7 th	25 th	process control instructions;	7 th	

	26 th	Assembler directives.		
	27 th	8086 PROGRAMMING TECHNIQUES : Writing assembly Language programs for logical processing, arithmetic processing, timing delays;		
	28 th	loops, data conversions.		
8 th	29 th	Writing procedures;	8 th	
	30 th	Data tables, modular programming. Macros.		
	31 st	Revision and Assignment		
	32 nd	Test		
9 th	33 rd	MAIN MEMORY SYSTEM DESIGN : Memory devices,	9 th	
	34 th	8086 CPU Read/Write timing diagrams in minimum mode and maximum mode.		
	35 th	8086 CPU Read/Write timing diagrams in minimum mode and maximum mode.		
	36 th	Address decoding techniques.		
10 th	37 th	Address decoding techniques.	10 th	
	38 th	Interfacing SRAMS;		
	39 th	ROMS/PROMS. Interfacing and refreshing DRAMS.		
	40 th	ROMS/PROMS. Interfacing and refreshing DRAMS.		
11 th	41 st	DRAM Controller – TMS4500.	11 th	
	42 nd	DRAM Controller – TMS4500.		
	43 rd	Revision and Assignments		
	44 th	Test		
12 th	45 th	BASIC I/O INTERFACE : Parallel and Serial I/O Port design and address decoding.	12 th	
	46 th	Memory mapped I/O Vs Isolated I/O Intel's 8255 and 8251- description and interfacing with 8086.		
	47 th	Memory mapped I/O Vs Isolated I/O Intel's 8255 and 8251- description and interfacing with 8086.		
	48 th	ADCs and DACs, - types, operation and interfacing with 8086.		
13 th	49 th	ADCs and DACs, - types, operation and interfacing with 8086.	13 th	
	50 th	Interfacing Keyboards, alphanumeric displays, multiplexed displays, and high power devices with 8086.		
	51 st	Interfacing Keyboards,		

		alphanumeric displays, multiplexed displays, and high power devices with 8086.		
	52nd	Interfacing Keyboards, alphanumeric displays, multiplexed displays, and high power devices with 8086.		
14th	53rd	INTERRRUPTS AND DMA : Interrupt driven I/O.	14th	
	54th	8086 Interrupt mechanism;		
	55th	interrupt types and interrupt vector table.		
	56th	interrupt types and interrupt vector table.		
15th	57th	Intel's 8259. DMA operation.	15th	
	58th	Intel's 8237. Microcomputer video displays.		
	59th	Revision and Assignments		
	60th	Test		